New Quazar Family from Mosys Part 1 of 2

By Mark Baumann

Director, Product Definition & Applications

MoSys, Inc.

In Part I of this blog, we will be exploring the architectural features of the newly announced Quazar family of products from MoSys. The Quazar family is group of parts that is designed to address the needs for a next generation of Synchronous SRAM devices on the market, the devices with the largest share of this market is QDR (Quad Data Rate).

As MoSys approached this issue, it was realized that there are some features that needed to be addressed with the present QDR devices and some goals that were desired as a result. In reviewing the present QDR devices that are on the market, the issues were:

  • Density of 144Mb with one offering at 288Mb
  • Use of wide parallel busses that run at very high frequency
  • Strict rules to layout boards to accept these fast-wide busses
  • Sourced by multiple vendors (Cypress (Infineon) and GSI) but each vendor uses a slightly different pinout
  • No commitment to a future roadmap

In seeking to ensure that the new MoSys device addresses each of these issues the goals set out were:

  • Develop a device that is at least 576Mb in density
  • Use a bus structure that is available today and has a growth path to future speed and bandwidth (Since SerDes are becoming more ubiquitous on FPGAs, ASICs and ASSPs this is considered a strong option)
  • Source – work on a guaranteed source of supply (continuity of supply agreement)

The design approach that MoSys is presenting, we believe, is a significant improvement over a standard QDR device. MoSys has architected a device that is 4 to 8 times the density of a QDR device and achieves this with comparable system latency and 2 to 5 x the system access bandwidth.

If you examine the MoSys Quazar family of devices, you will see that at many levels the architecture has been developed to support a list of feature goals. These being:

  • Cell design
  • Bank architecture
  • Partition architecture
  • Quad Partition structure
  • Internal Bus structure
  • Internal clocking and Trc

In the next blog, we will start to explore how each of these features support the goal of providing a next generation QDR replacement.

Additional Resources:

If you are looking for more technical information or need to discuss your technical challenges with an expert, we are happy to help. Email us and we will arrange to have one of our technical specialists speak with you.  You can also sign up for updates. Finally, please follow us on social media so we can keep in touch.

Share on social media